

FIG. 1




FIG. 2




FIG. 3

BIT	BIT NAME	INITIAL VALUE	R/W	FUNCTION
31:10	-	0	-	RESERVED
7:6	TX_FIFO	00	R	STATUS OF TX_FIFO INDICATE STATUS OF TX_FIFO 00 : NO DATA EXISTS IN TX_FIFO OR DATA HAS BEEN CLEARED 01 : DATA EXISTS IN TX_FIFO 10 : TX_FIFO IS FULL OF DATA 11 : RESERVED
5:4	RX_FIFO_B	00	R	STATUS OF RX_FIFO: SIDE-B INDICATES STATUS OF TWO-SIDED RX_FIFO (SIDE-A/SIDE-B) 00 : NO DATA EXISTS IN RX_FIFO (SIDE-B) OR DATA HAS BEEN CLEARED 01 : DATA EXISTS IN RX_FIFO (SIDE-B) 10 : RX_FIFO (SIDE-B) IS FULL OF DATA 11 : RESERVED
3:2	RX_FIFO_A	00	R	STATUS OF RX_FIFO: SIDE-A INDICATES STATUS OF TWO-SIDED RX_FIFO (SIDE-A/SIDE-B) 00 : NO DATA EXISTS IN RX_FIFO (SIDE-A) OR DATA HAS BEEN CLEARED 01 : DATA EXISTS IN RX_FIFO (SIDE-A) 10 : RX_FIFO (SIDE-A) IS FULL OF DATA 11 : RESERVED
::	::	::	::	::

FIG. 4

BIT	BIT NAME	INITIAL VALUES	R/W	FUNCTION
⋮	⋮	⋮	⋮	⋮
1	TX_REG_OUT	0	R	TX_REG REGISTER OUTPUT STATUS INDICATES DATA OUTPUT STATUS OF TX_REG REGISTER ※READ-CLEARING 0 : NO DATA OUTPUT FROM TX_REG REGISTER OR DATA HAS BEEN CLEARED 1 : DATA IS OUTPUT FROM TX_REG REGISTER
0	RX_REG_IN	0	R	RX_REG REGISTER INPUT STATUS INDICATES DATA INPUT STATUS OF RX_REG REGISTER ※READ-CLEARING 0 : NO DATA INPUT TO RX_REG REGISTER OR DATA HAS BEEN CLEARED 1 : DATA IS INPUT TO RX_REG REGISTER

FIG. 5




FIG. 6




FIG. 7

EXAMPLE OF CONFIGULATION OF SIGNALS VIA INTERNAL BUS

TERMINAL NAME	NAME	INPUT/ OUTPUT	FUNCTION
MCLKO	CLOCK SIGNAL	I	INPUT OF CLOCK SIGNAL
RSTXI	RESET SIGNAL	I	INPUT OF RESET SIGNAL
AO[3:0]	ADDRESS SIGNAL	I	INPUT OF ADDRESS SIGNAL
DO[31:0]	WRITE DATA SIGNAL	I	INPUT OF WRITE DATA
DI[31:0]	READ DATA SIGNAL	O	OUTPUT OF READ DATA
RDXO	READ STROBE SIGNAL	I	INPUT OF READ STROBE SIGNAL ACTIVE-LOW
WRXO[3:0]	WRITE STROBE SIGNAL	I	INPUT OF WRITE STROBE SIGNAL ACTIVE-LOW
CSX	CHIP SELECT SIGNAL	I	INPUT OF CHIP SELECT SIGNAL ACTIVE-LOW
INT	INTERRUPT SIGNAL	O	OUTPUT OF INTERRUPT SIGNAL ACTIVE-HIGH

FIG. 8

EXAMPLE OF CONFIGURATION OF SIGNALS VIA EXTERNAL TERMINAL

TERMINAL NAME	NAME	INPUT/ OUTPUT	FUNCTION
EX_DI[15:0]	INPUT DATA SIGNAL	I	INPUT OF DATA
EX_DO[15:0]	OUTPUT DATA SIGNAL	O	OUTPUT OF DATA
EX_DOE	DATA BUS DIRECTION SWITCHING SIGNAL	O	OUTPUT OF DATA BUS DIRECTION SWITCHING SIGNAL
EX_CSX	CHIP SELECT SIGNAL	I	INPUT OF CHIP SELECT SIGNAL ACTIVE-LOW
EX_A	ADDRESS SIGNAL	I	INPUT OF ADDRESS SIGNAL “0” FOR REGISTER SELECTION AND “1” FOR FIFO SELECTION
EX_RDX	READ STROBE SIGNAL	I	INPUT OF READ STROBE SIGNAL ACTIVE-LOW
EX_WRX	WRITE STROBE SIGNAL	I	INPUT OF WRITE STROBE SIGNAL ACTIVE-LOW
RX_DRQX	RECEIVE DATA-RELATED REQUEST SIGNAL	O	OUTPUT OF RECEIVE DATA-RELATED REQUEST SIGNAL ACTIVE-LOW ASSERTED “LOW” UNTIL RECEIVE FIFO BECOMES FULL
TX_DRQX	TRANSMIT DATA-RELATED REQUEST SIGNAL	O	OUTPUT OF TRANSMIT DATA-RELATED REQUEST SIGNAL ACTIVE-LOW ASSERTED “LOW” WHEN READABLE DATA EXISTS IN TRANSMIT REGISTER OR TRANSMIT INTERNAL RAM

FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG.39A IPv4




FIG.39B IPv6





FIG. 40



IP PACKET SIZE

FIG. 41




FIG. 42

3DES-CBC- CRYPTOGRAPHIC PROCESSING
1496-BYTE DATA PROCESSING PERFORMANCE SPEED UNIT/ μ s ec

	3DES-CBC- ENCRYPTION	3DES-CBC- DECRYPTION
SOFTWARE	264917	264919
CPU + CRYPTOGRAPHIC PROCESSING CIRCUIT	2977	2979
IPsec CONTROL CIRCUIT + CRYPTOGRAPHIC PROCESSING CIRCUIT	579	581

FIG. 43

HMAC-SHA1 HASH FUNCTION PROCESSING
1500-BYTE DATA PROCESSING PERFORMANCE SPEED UNIT/ μsec

	HMAC-SHA1
SOFTWARE	41309
CPU + HASH FUNCTION PROCESSING CIRCUIT	2258
IPsec CONTROL CIRCUIT + HASH FUNCTION PROCESSING CIRCUIT	297

FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49